Due to growth temperature differences during deposition of GaN heterostructures utilizing InAlN barriers, an inadvertent parasitic GaN layer can form in the InAlN barrier layer. In structures utilizing AlN spacer layers, this parasitic layer acts as a second conduction channel with a carrier density dependent upon polarization charges and lattice strain as well as the surface potential. The effect of an additional GaN spacer layer in InAlN/AlN/GaN structures is assessed using simulations, electron-microscopy observations, magnetoconductivity measurements with gated Hall bar samples, and with quantitative mobility spectrum analysis. We propose a possible formation mechanism for the parasitic layer, and note that although the additional unintended layer may have beneficial aspects, we discuss a strategy to prevent its occurrence.
I. INTRODUCTION
InAlN-based heterostructure field effect transistors ͑HFETs͒ have gained much attention in recent years due to their promise to deliver high current and high power densities in devices that are strain free due to the lattice matching between GaN and InAlN when the In composition is near 17%. 1 Recent advances in the growth of InAlN have resulted in respectable HFET performance in devices employing this lattice matched barrier. [2] [3] [4] [5] Reported performance metrics include current densities for forward biased gates of up to 2.3 and 2.8 A/mm under dc and pulsed bias, respectively, 1 extrinsic transconductance of 675 mS/mm for barrier thicknesses scaled down to 3 nm without a reduction in 2DEG density, 3 a cutoff frequency-gate length ͑f T -L G ͒ product of 15. 4, 4 and operation at temperatures up to 1000°C. 1 These results support the promise of this materials system for HFETs pending the resolution of some further technological and materials challenges. In this regard, we describe here and discuss the impact of an inadvertent GaN layer that can form between the intentional AlN spacer layer and the InAlN barrier layer. 6 
II. EXPERIMENT
The InAlN-based HFETs were grown on sapphire substrates in a low-pressure custom-designed organometallicvapor-phase epitaxy system. Trimethylgallium, trimethylaluminum, trimethylindium, and ammonia were used as the Ga, Al, In, and N sources, respectively. An initiation layer of AlN ͑250 nm͒ was grown at ϳ1030°C at a chamber pressure of 30 torr, followed by 3.0 m of undoped GaN deposited at ϳ1000°C at 200 torr. Next, an optimized AlN spacer layer was grown at 1000°C with a thickness of 0.8-1 nm, which was determined from x-ray diffraction data using a superlattice calibration structure grown under identical conditions. Next, the temperature was ramped down to 740°C and the carrier gas switched from H 2 to N 2 for ϳ15 nm of InAlN growth. The structure was capped with 1-2 nm of GaN. The gated Hall bars were fabricated using Ti/Al/Ni/Au Ohmic contacts followed by etched mesa isolation in a SAMCO inductively coupled plasma etch tool using a Cl-based chemistry. The Pt/Au ͑30/50 nm͒ gate was fabricated using a standard liftoff procedure.
III. RESULTS AND DISCUSSION
The inadvertent GaN layer can be observed in conventional transmission electron microscope ͑TEM͒ and is particularly evident in high-angle annular-dark-field ͑HAADF͒ scanning TEM ͑STEM͒ images of the HFET structure, as shown in Figs. 1͑a͒ and 1͑b͒ , respectively. The bright-field image ͑a͒ reveals the presence of a ϳ2-nm-thick darker contrast region just above the light contrast AlN layer, whereas the HAADF STEM image ͑b͒ shows the characteristic lighter contrast associated with a higher atomic weight material. As revealed by the energy dispersive x-ray spectroscopy ͑EDSX͒ line profile in Fig. 1͑c͒ , this region unexpectedly contains a considerable quantity of gallium.
An inadvertent layer of GaN in such a location would constitute a quantum well since the conduction band minimum of GaN is much lower than the neighboring AlN spacer and InAlN barrier layers. The effect of such an additional quantum well would be to effectively partition the electrons that would normally have filled the intentional triangular quantum well at the AlN/GaN ͑lower͒ interface. The percentage of electrons residing in the unintentional well would depend critically on its thickness, the spontaneous polarizations of the constituent materials, the strain state of the system, and the gate voltage ͑V G ͒. 13 e − / cm, and the composition of 15% In was used, which is closer to being lattice matched than the typically reported lattice matched composition of 17% for our ͑compressively strained͒ GaN on sapphire films. 8 The total concentration of electrons in the system slightly decreases while the fraction of electrons in the unintentional layer increases with the thickness of the unintentional well, as shown in Table I . Moreover, any strain relaxation in the AlN spacer layer would reduce the polarization's piezoelectric component and tend to decrease the electric field in the inadvertent well, thereby increasing itscarrier density. The unintentional GaN channel begins to fill appreciably with electrons for thicknesses ϳ1 -2 nm. The calculated conduction band edge and electron concentrations are shown in Fig. 2 for the cases with no interlayer and a 2 nm unintentional interlayer.
To delineate the impact of the inadvertent layer on conductivity, we performed longitudinal magnetoresistance and Hall measurements at magnetic fields up to 6.9 T on a gated Hall bar structure at 4.2 K. For gate voltages smaller than Ϫ1.5 V, we observe well-pronounced Shubnikov-de Haas ͑SdH͒ oscillations as shown in Fig. 3͑a͒ . This is consistent with full depletion of the parasitic channel so that only the primary ͑intentional͒ 2DEG layer is present. At higher V G ͑toward zero bias͒, the magnitude of the SdH oscillations decreases with bias while their period remains fixed, which appears to correlate with onset of the parasitic channel located between the 2DEG and the top gate. We could not resolve SdH oscillations for gate biases greater than Ϫ1 V, where the population of electrons in the unintentional GaN layer is no longer negligible. The carrier density extracted from the period of the SdH oscillations ͑1.34ϫ 10 13 cm −2 at V G =−2 V͒ agrees well with that obtained from the Hall measurements. Figure 3͑b͒ plots carrier densities ͑filled points͒ and mobilities ͑open points͒ derived from the Hall and magnetoresistivity measurements at each gate voltage. The squares in this figure are taken from the "raw" magnetotransport data assuming a single electron species. However, mixed conduction effects are expected to arise at gate biases for which the unintentional parasitic channel becomes populated. To quantify this contribution, we treated the same magnetic-fielddependent Hall and resistivity data with the quantitative mobility spectrum analysis ͑QMSA͒, 9 which is able to delineate multiple conduction channels having differing mobilities. The stars in Fig. 3͑b͒ display the resulting QMSA densities and mobilities for the primary 2DEG channel at various gate biases, which are seen to be effectively unchanged from the "raw" results represented by the squares. QMSA additionally determines that for zero and positive gate biases but not V G Յ −1 V, a second electron species with very low mobility contributes in parallel to the primary high-mobility carrier. This finding is consistent with the biasdependent SdH data, and also with the simulation discussed above, if the lower-mobility species is associated with electrons residing in the unintentional GaN interlayer. Since the mobility of the second population is quite low in relation to the maximum available magnetic field strength of 6.9 T ͑i.e., B max Ӷ 1͒, QMSA cannot reliably extract its density and mobility separately but only the net conductivity corresponding to the density-mobility product. This additional conductivity contribution is found to increase by a factor of ϳ6 as the gate bias increases from 0 to 2 V. If we further take the parasitic channel's carrier density at zero bias to be 1.4% of the total, as calculated by the simulation summarized in Table I for a 2-nm-wide interlayer, QMSA derives a mobility of 403 cm 2 / V s for that layer. Performing the same analysis with a channel width of 3 nm ͑22.2% of the carriers in the interlayer͒ implies a corresponding mobility of 30 cm 2 / V s. Such a low mobility in this range is expected inside the unintentional well, due to the large alloy potential of InAlN ͑compared to AlGaN͒ 10 and the large subsequent alloy scattering. 11, 12 Typical Hall measurements would not capture the contribution by carriers populating the unintentional layer due to their very low conductivity ͑at most 0.25% of the total͒.
Despite the nearby presence of the parasitic layer, we expect the intentional channel to maintain its high mobility because its electron wave functions do not extend into the lower-quality region. Figure 4 illustrates simulated wave function distributions for the structure with a 2 nm unintentional GaN interlayer at V G = −2 and 0 V. Under reverse bias, none of the four lowest energy levels reside in the parasitic channel, hence it is unpopulated. At zero bias, the fourthlowest level and part of the third resides in the unintended layer, although each wave function more or less resides in FIG. 3 . ͑a͒ SbH oscillations for gate biases of Ϫ2, Ϫ1, and 0 V ͑the 0 V curve is offset for clarity͒. The oscillations are strongest when the parasitic channel is depleted at large negative biases, become weaker for Ϫ1 V with the onset of parasitic conduction, and are barely discernable at all for 0 V where the parasitic channel is more heavily populated. ͑b͒ Carrier density ͑solid points͒ and mobility ͑open points͒ for the InAlN barrier HFET structure shown in Fig. 1 , as determined from gated Hall bar measurements. The squares are "raw" data ͑assuming no mixed conduction͒, while the stars are the intentional 2DEG layer's density and mobility as extracted from the QMSA. one layer or the other with negligible overlap. Furthermore, the enhanced screening from alloy scattering afforded by the additional GaN spacer layer may actually improve the overall mobility as previously demonstrated for an AlGaN/GaN/ AlN/GaN structure. 13 We believe that the unintentional interlayer forms as a result of GaN being deposited on the sample holder during growth of the GaN buffer layer ͑3-m-thick͒. After the AlN spacer layer is grown, we ramp down the temperature to 740°C and switch the carrier gas from H 2 to N 2 . During this time ͑6.5 min͒, GaN deposited on the holder may migrate and be deposited onto the sample surface. Such a mechanism seems plausible considering the abruptness of the unintentional GaN interlayer's interfaces, as shown in Fig. 1 . In order to test this possibility, we grew another structure wherein the growth was interrupted prior to the deposition of the spacer and barrier layers. The sample holder was then replaced with a clean ͑GaN free͒ one, and subsequently the growth was resumed with a 100 nm thick GaN followed by the AlN spacer, AlInN barrier, and GaN cap layers. The subsequent TEM analysis demonstrated that the unintentional GaN interlayer in this epilayer was much thinner ͑ϳ1 nm͒ than the interlayer unintentionally deposited when the growth was not interrupted. Of course, these findings also imply that there may be unintentional Ga being incorporated in all layers ͑i.e., the AlN and InAlN layers͒.
IV. SUMMARY
In conclusion, gated Hall bar measurements and QMSA were performed on InAlN barrier HFET structures known to have unintentional GaN interlayers between the AlN spacer and the InAlN barrier. We showed that such a barrier will become populated with electrons as the layer becomes thicker, and that despite the low mobility in the GaN interlayer channel, the mobility in the intentional 2DEG remains high. We do not intend to imply that all previous reports on InAlN/GaN heterostructures suffered from the inclusion of an inadvertent GaN layer but suggest that an inadvertent layer could be a source of discrepancy in heterostructures wherein the 2DEG density is unexpectedly low, 11 and also point out that the HAADF TEM images tend to illustrate the inadvertent layer more clearly than conventional bright-field images. We propose that the unintentional interlayer is deposited during the hold time while the system is ramping down in temperature and changing its background carrier gas, and that the source of Ga is related to the hot sample holder. This is supported by the fact that the thickness of the GaN interlayer decreased when the growth was interrupted and a clean sample holder used for the final HFET structure growth. 
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